CWE-1421
Exposure of Sensitive Information in Shared Microarchitectural Structures during Transient Execution
A processor event may allow transient operations to access architecturally restricted data (for example, in another address space) in a shared microarchitectural structure (for example, a CPU cache), potentially exposing the data over a covert channel.
Official CWE-1421 definition at MITREImpactr finds and proves weaknesses like CWE-1421 in your web apps and APIs - investigating, chaining, and validating each with a reproducible exploit.
Join the waitlist